

COMMON MODE VOLTAGE REDUCTION IN DIODE-CLAMPED MLI USING SPWM TECHNIQUES

Rita Kumari¹, Santosh Kumar²

E-Mail Id: riyace2013@gmail.com, santosh_en@rediffmail.com

Department of Electrical & Electronics Engineering, Millennium Institute of Technology & Science, Bhopal (MP), India

Abstract- The three-level Neutral-Point-Clamped (NPC) Voltage Source Inverter (VSI) is being employed in industrial and traction applications, static VAR compensation systems, active filtering and utility interconnection applications. Various strategies including carrier-based PWM schemes and Space Vector Modulation (SVM) based PWM schemes have been proposed to balance the NP voltage. The inverters having an odd number of levels will generate zero common-mode voltage by switching among certain states using space vector PWM (SVPWM) techniques. Therefore, motor bearing currents will be eliminated and conducted EMI will be reduced. Three-level inverters generate lower CMV as compared to conventional two-level inverters. The carrier based techniques are presented to control the magnitude and rate of change of common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set signal addition methods. Simulation results presented confirm the effectiveness of the proposed techniques to control the common mode voltages or reduced the common mode voltage.

Keywords: CMV, NPC, VSI, SVPWM, SVM, EMI and ASD.

1. INTRODUCTION

Recently, multilevel inverters have been found wide spread acceptability in medium and high voltage applications. Multi-level inverters have the advantage of producing high voltage high power with improved power quality of the supply. It also eliminates the use of problematic series-parallel connections of switching devices. However, multilevel PWM inverters generate common mode voltages as in the case of conventional 2-level inverters. The problem of common mode voltage generation in multilevel inverters has been studied extensively during last decade [1-5]. Common mode voltages are generated due to shaft voltages, circulating leakage currents through parasitic capacitance between motor windings, rotor and frame. The number of current spikes and magnitude of common mode voltage is determined by dv/dt and number of commutations. Several methods have been suggested for solving this problem. Some methods are based on additional circuit like filters. Other methods use advanced modulation strategies avoiding the generation of common mode voltages. But, these methods work at higher switching frequency, thus increasing the losses [1]-[3]. Various multilevel inverter control techniques, using sine-triangle comparison, for harmonic reduction have been reviewed in [4]. But the issue of common mode voltage control was not covered. Opportunities of harmonic reduction in cascaded multilevel inverters were investigated in [5-6] using carrier based PWM techniques. Conventional multilevel SPWM techniques generate a significant amount of common mode voltage which may be around the dc voltage level.




Fig. 1.1 Thee Phase Diode-Clamped Three level Inverter

DOI Number: <https://doi.org/10.30780/IJTRS.V05.I02.005>

www.ijtrs.com

www.ijtrs.org

Paper Id: IJTRS-V5-I2-005

Volume V Issue II, February 2020

@2017, IJTRS All Right Reserved

Another problem which NPC inverter faces is neutral point potential (NPP) variation due to voltage unbalancing between two capacitors. Due to the variation in NPP, excessive high voltages may be applied across switching devices. Several methods have been investigated to control the NPP variation and neutral point current [7-10]. A neutral point voltage regulator has been modelled and designed in [10]. But it works at 5 kHz switching frequency resulting in high switching losses. In this paper, a NPP regulator is presented which works at low switching frequency of 2 kHz. This paper also investigates the possibilities of using different multilevel SPWM techniques such as Phase Disposition (PD), Phase Opposition Disposition (POD) and Common Off-set voltage addition method (Bias method) to reduce the common mode voltages in 3-level diode clamped inverter. Results show drastic reduction in THD using modified SPWM methods. At the same time common mode voltages are also controlled up to nearly half of the magnitude as compared to conventional multilevel SPWM methods. Neutral point potential variation is also controlled by closed loop PI regulator. This regulator provides capacitor voltage balancing and harmonics reduction in load voltage and current below IEEE-519 standard.

2. OPERATION OF 3 - LEVEL SPWM

Fig. 1.1 shows the very popular topological structure of diode clamped 3-phase, 3-level inverter considered here for study. The switching states of the inverter are shown in Table I for one leg. It gives the output pole voltage V_{AO} , output line voltage V_{AB} and switch state. Switch state '1' means 'on' and '0' means 'off'. This switching pattern can be achieved by means of different multilevel control strategies such as square wave switching, sine-triangle comparison method (SPWM), space vector modulation (SVM), selective harmonic elimination technique, hysteresis current control, sigma-delta modulation etc. Of these methods, sinusoidal pulse width modulation (SPWM) is the simple and cost effective method to implement, therefore considered here.

Table-1. Switching States of 3-Level Diode Clamped Inverter

V_{AB}	Output Pole Voltage (V_{AO})	Switch States			
		S_{a1}	S_{a2}	S_{a1}'	S_{a2}'
$-V_{dc}/2$	0	0	0	1	1
0	$V_{dc}/2$	0	1	1	0
$V_{dc}/2$	V_{dc}	1	1	0	0

SPWM technique is again sub divided into following categories:

- Phase Disposition (PD) method,
- Phase Opposition Disposition (POD) method,
- Phase Shifted (PS) method,
- Hybrid method,
- Third Harmonic Injection (THI) method.

Basic principles of pulse generation for 3-level PD and POD SPWM techniques are shown in Fig. 22 and 3. Fundamental frequency three-phase sinusoidal reference waves V_a , V_b and V_c are compared with two high frequency triangular carrier waves 'carrier 1' and 'carrier 2'. Each intersection gives rise to the control pulses for switching devices of inverter. The reference sinusoidal waves can be represented by,

$$\left. \begin{aligned} V_a &= V_m \sin(\omega t) \\ V_b &= V_m \sin(\omega t - 120^\circ) \\ V_c &= V_m \sin(\omega t - 240^\circ) \end{aligned} \right\} \quad (1)$$

PD and POD SPWM techniques have been selected for study without and with addition of common mode voltage off-set as shown in Fig. 2.2 to Fig. 2.5. Common mode voltage or zero sequence voltage in output voltage of inverter can be represented by,

$$V_{cm} = (V_a + V_b + V_c) / 3 \quad (2)$$

Where, V_a , V_b , V_c are the phase voltages of inverter. This voltage is around 150-200 volts (peak) in conventional 2-level inverters for a dc voltage of 200 volts. To reduce it, following common mode off-set voltage is to be added,

$$V_{offset} = [\min(V_a, V_b, V_c) + \max(V_a, V_b, V_c)] / 2 \quad (3)$$

Therefore the new reference or modulation wave becomes,

$$V^* = V(a, b, c) + V_{offset} \quad (4)$$

Where, $V(a, b, c)$ is given by equation (1). Fig. 2.4 and Fig. 2.5 give the reference 3-phase waves as obtained from equation (4). The 'max', 'min', one phase voltage v_r and off-set voltage signals, as obtained from equation (3) and (4), are shown in Fig. 2.6 for PD SPWM case.




Fig. 2.2 Modulation and Carrier Waveforms with PD SPWM Technique




Fig. 2.3 Modulation and Carrier Waveforms with POD SPWM Technique




Fig. 2.4 Modulation and Carrier Waveforms with Addition of Common Mode off-set Voltage in PD SPWM Technique




Fig. 2.5 Modulation and Carrier Waveforms with Addition of Common Mode off-set Voltage in POD SPWM technique




Fig. 2.6 Signals ‘Vmax’, ‘Vmin’, ‘Va’ and off-set Voltage ‘V_{offset}’ in PD SPWM Technique with Addition of offset Voltage to the Reference Signals

3. DESIGN OF NEUTRAL POINT POTENTIAL REGULATOR

Fig. 3.1 shows the closed loop scheme of proportional integral (PI) neutral point potential (NPP) regulator. The proposed PI voltage regulator aims to stabilize the dc link voltage to control neutral point potential variation by controlling the charging and discharging of upper and lower dc bus capacitors without dc capacitor voltage sensing. Three phase inverter output voltages are sensed and converted into per unit system. These per unit voltages are converted into dqo axis using following 3-phase to two-phase conversion,




Fig. 3.1 Block diagram of Closed Loop Voltage Regulator

$$\begin{aligned}
 V_d &= 2/3 [V_a \sin(\omega t) + V_b \sin(\omega t - 120^\circ) + V_c \sin(\omega t - 240^\circ)], \\
 V_q &= 2/3 [V_a \cos(\omega t) + V_b \cos(\omega t - 120^\circ) + V_c \cos(\omega t - 240^\circ)], \\
 V_o &= (V_a + V_b + V_c)/3
 \end{aligned}
 \tag{5}$$

These dqo voltages, V_{dqo}, are compared with set values of dqo voltages V_{dqo}*. It results in voltage error which is processed through a proportional-integral (PI) controller to generate two axis command signals V_{dq}. Then three phase reference voltage signal for PWM generator is synthesized using following two-to-three phase conversion,

$$\begin{aligned}
 V_a &= [V_d \sin(\omega t) + V_q \cos(\omega t) + V_o], \\
 V_b &= [V_d \sin(\omega t - 120^\circ) + V_q \cos(\omega t - 120^\circ) + V_o], \\
 V_c &= [V_d \sin(\omega t - 240^\circ) + V_q \cos(\omega t - 240^\circ) + V_o]
 \end{aligned}
 \tag{6}$$

Amplitude modulation index, m, is defined as,

$$m = \sqrt{V^2d + V^2q} \quad (7)$$

And the gain of PI controller is,

$$G = K_p + [K_i * T_s / (Z-1)] \quad (8)$$

Values of K_p , K_i and limits of integration are tuned to achieve fast response of modulation index and to reduce NPP variation below 2%. Output of 3-level PWM generator block is the 3phase sinusoidal reference signals to be applied to the PD SPWM scheme as discussed in previous section.

4. SIMULATION RESULTS

A simulation model has been developed in Mat lab environment. Simulation parameters are given in Appendix I. Fig. 4.1 and Fig. 4.2, show the waveforms and harmonic spectrum of line voltage with PD SPWM technique and POD SPWM technique. It is observed that fundamental voltage is increased from 173.2 volts to 181.2 volts with reduction in % THD from 29.34% to 2.00%. Switching frequency used is 1 kHz. Table II gives the % THD and fundamental value of line voltage (V_{lab}) and current (i_{1a}) without and with filter. From this table, it is clear that the fundamental voltage increases with filter and maintaining the low THD, well below the IEEE-519 standard.

Fig. 4.3 gives the common mode voltages with normal and offset addition PD and POD SPWM techniques. It is clear from the Fig. 4.3 that peak of the common mode voltage (V_{cm}) is less sharp in the case of Fig. 10 (c) and amplitude is reduced in PD SPWM to POD SPWM. Also frequency of V_{cm} is reduced in Fig. 10(d) as compared to its counterpart in Fig. 10(b). Therefore, POD SPWM technique will be advantageous in view of the common mode voltage amplitude and frequency stress on motor windings.




Fig. 4.1 Line Voltage and its Harmonic Spectrum with PD SPWM Technique




Fig. 4.2 Line Voltage and its Harmonic Spectrum in POD SPWM Technique




Fig. 4.3 Common Mode Voltages with (a) PD (b) POD (c) Offset Addition of PD technique (d) Offset Addition of POD Technique

CONCLUSIONS

Common mode voltage generated in PWM inverter output may damage the motor windings, shaft, and bearings. Although, some methods have been developed for completely eliminating common mode voltages (with space vector PWM techniques) which is very complex to implement, it may be possible control it via simple SPWM techniques and their modified forms such as addition of common mode voltage offset to the actual reference voltage wave as presented in this paper. Simulation results show that modified SPWM technique not only controls the THD in output voltage of inverter but also reduces the amplitude, switching transients and frequency of common mode voltages. Simple closed loop PI voltage regulator has been proposed to control neutral point potential without sensing dc capacitor voltages.

APPENDIX-I: SIMULATION PARAMETERS

Load: 50 kW, 1 kVar (inductive), 400 volts, 50 Hz. Source: 3-phase, 10 MVA, 11kV, 50 Hz. Step Down Transformer: 10 MVA, 50 Hz, 11kV/400 Volts. Inverter Output LC Filter: 50 mH, 1 kVar (capacitive). (Open loop), and 2mH, 2kVar (closed loop PI regulator) Voltage Regulator Gains: $K_p = 0.1$, $K_i = 10$. Switching Frequency: 2 kHz.

REFERENCES

- [1] Jose Rodrihuez, J. Pontt, et. al, "A New Modulation Method to Reduce Common Mode Voltages in Multilevel Inverters," IEEE Trans. Industrial Electronics, vol. 51, no. 4, pp. 834-839, Aug. 2004.
- [2] H. Zhang, A. V. Jouanne et. al., "Multilevel Inverter Modulation Schemes to Eliminate Common Mode Voltages," IEEE Trans. On Industry Applications, vol. 36, no. 6, pp. 1645-1653, Nov/Dec 2000.



- [3] A. K. Gupta, Ashwin M. Khambadkone, "A Space Vector Modulation Scheme to Reduce Common Mode Voltages for Cascaded Multilevel Inverters," IEEE Trans. Power Electronics, vol. 22, no. 5, pp. 1672-1681, Sept. 2007.
- [4] A. M. Massoud, S. J. Finney, and B. W. Williams, "Control Techniques for Multilevel Inverters," in Proc. 34th Annu. Power Electronics Specialist Conf. (PESC) Rec., June 2003, vol. 1, pp. 171-176.
- [5] Thomas Bruckner, and D. G. Holmes, "Optimal Pulse-Width Modulation for Three-Level Inverters," IEEE Trans. Power Electronics, vol. 20, no. 1, pp. 82-89, Jan 2005.
- [6] P. Srikant Varma, and G. Narayanan, "Space Vector PWM as a Modified Form of Sine-Triangle PWM for Simple Analog or Digital Implementation," IETE Journal of Research, vol. 52, no. 6, pp. 435-449, Nov/Dec 2006.
- [7] Ashish Bendre, and Giri Venkataramanan, "Neutral Current Ripple Minimization in a Three Level Rectifier," IEEE Trans. On Industry Applications, vol. 42, no. 2, pp. 582-590, Mar/Apr 2006.
- [8] H. du Toit Mouton, "Natural Balancing of Three-Level Neutral Point Clamped PWM Inverter," IEEE Trans. Industrial Electronics, vol. 49, no. 5, pp. 1017-1025, Oct 2002.
- [9] Annette ve Jouanne, Shaoan Dai, and Haoran Zhang, "A Multilevel Inverter Approach Providing DC-Link Balancing, Ride Through Enhancement, and Common Mode Voltage Elimination," IEEE Trans. Industrial Electronics, vol. 49, no. 4, pp. 739-745, Aug. 2002.
- [10] Ashish Bendre, Giri Venkataramanan, V. Srinivasan, and D. Rosene, "Modeling and Design of a Neutral Point Voltage Regulator for a Three Level Diode Clamped Inverter Using Multiple Carrier Modulation," Research Report, 2003-26, WEMPEC, University of Wisconsin Madison.